



MILIEES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

UPLE 2-INPUT
E-NAND GATES



logic:

6-2



UPLE 2-INPUT
E-NAND GATES
OPEN-COLLECTOR OUTPUTS

logic:





page 6-4

DRUPLE 2-INPUT
ITIVE-NOR GATES

logic:

page 6-8



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

QUADRUPE 2-INPUT
POSITIVE-NAND GATES
WITH OPEN-COLLECTOR OUTPUTS

logic:



See page 6-4



HEX INVERTERS

logic:



See page 6-2



HEX INVERTERS
WITH OPEN-COLLECTOR OUTPUTS

logic:


See page 6-4



HEX INVERTER BUFFERS/DRIVERS
WITH OPEN-COLLECTOR
HIGH VOLTAGE OUTPUTS

logic:

See page 6-24



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


PIN ASSIGNMENTS (TOP VIEWS)

HEX BUFFERS/DRIVERS
WITH OPEN-COLLECTOR
HIGH-VOLTAGE OUTPUTS

07

positive logic:
Y = A

See page 6-24




QUADRUPLE 2-INPUT
POSITIVE-AND GATES

08

positive logic:
Y = AB

See page 6-10




QUADRUPLE 2-INPUT
POSITIVE-AND GATES
WITH OPEN-COLLECTOR OUTPUTS

09

positive logic:
Y = AB

See page 6-12





TRIPLE 3-INPUT
POSITIVE-NAND GATES

10

positive logic:
Y = ABC

See page 6-2





TRIPLE 3-INPUT
POSITIVE-AND GATES

11

positive logic:
Y = ABC

See page 6-10




TRIPLE 3-INPUT
POSITIVE-NAND GATES
WITH OPEN-COLLECTOR OUTPUTS

12

positive logic:
Y = ABC

See page 6-4




DUAL 4-INPUT
POSITIVE-NAND
SCHMITT TRIGGERS

13

positive logic:
Y = ABCD

See page 6-14




NC—No internal connection

HEX SCHMITT-TRIGGER
INVERTERS

14

positive logic:
Y = $\bar{A}$

See page 6-14




PIN ASSIGNMENTS (TOP VIEWS)

PIN ASSIGNMENTS (TOP VIEWS)

LE 3-INPUT
TIVE-AND GATES
4 OPEN-COLLECTOR OUTPUTS

Active logic:
ABC

page 6-12




SN54H15 (J, W) SN74H15 (J, N)
SN54LS15 (J, W) SN74LS15 (J, N)
SN54S15 (J, W) SN74S15 (J, N)

K INVERTER BUFFERS/DRIVERS
TH OPEN-COLLECTOR
3H-VOLTAGE OUTPUTS

Active logic:
= A

page 6-24




SN5416 (J, W) SN7416 (J, N)

EX BUFFERS/DRIVERS
ITH OPEN-COLLECTOR
IGH-VOLTAGE OUTPUTS

Active logic:
= A

page 6-24




SN5417 (J, W) SN7417 (J, N)

JUAL 4-INPUT
OSTIVE-NAND GATES


20

positive logic:
Y = ABCD

See page 6-2



SN5420 (J) SN7420 (J, N)
SN54H20 (J) SN74H20 (J, N)
SN54LS20 (J, W) SN74LS20 (J, N)
SN54S20 (J, W) SN74S20 (J, N)



SN5420 (W) SN7420 (J, N)
SN54H20 (W) SN74H20 (J, N)
SN54LS20 (TT) SN74LS20 (J, N)
NC—No internal connection

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


PIN ASSIGNMENTS (TOP VIEWS)

DUAL 4-INPUT
POSITIVE-AND GATES


21

positive logic:
Y = ABCD

See page 6-10



SN54H21 (J, N) SN74H21 (J, N)
SN54LS21 (J, W) SN74LS21 (J, N)




SN54H21 (W) SN74H21 (J, N)
NC—No internal connection

DUAL 4-INPUT
POSITIVE-NAND GATES
WITH OPEN-COLLECTOR OUTPUTS


22

positive logic:
Y = ABCD

See page 6-4



SN54H22 (J, W) SN74H22 (J, N)
SN54LS22 (J, W) SN74LS22 (J, N)
SN54S22 (J, W) SN74S22 (J, N)




NC—No internal connection

EXPANDABLE DUAL 4-INPUT
POSITIVE-NOR GATES
WITH STROBE

23

positive logic:
1Y = $\overline{G}(1A+1B+1C+1D)+X$
2Y = $\overline{G}(2A+2B+2C+2D)$
X = output of SN5460/SN7460

See page 6-39




SN5423 (J, W) SN7423 (J, N)

DUAL 4-INPUT
POSITIVE-NOR GATES
WITH STROBE

25

positive logic:
Y = $\overline{G}(A+B+C+D)$

See page 6-8



SN5425 (J, W) SN7425 (J, N)

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

DRUPLE 2-INPUT
+VOLTAGE INTERFACE
TIVE-NAND GATES

ive logic:
 $\overline{A+B}$


ages 6-24 and 6-26



PLE 3-INPUT
TIVE-NOR GATES

ive logic:
 $\overline{A+B+C}$


page 6-8



ADRUPL 2-INPUT
TIVE-NOR BUFFERS

ive logic:
 $\overline{A+B}$


page 6-20



INPUT
TIVE-NAND GATES

ive logic:
 $\overline{A+B+C+D+E+F+G+H}$

page 6-2




54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

QUADRUPL 2-INPUT
POSITIVE-NOR GATES

positive logic:
 $Y = A+B$


See page 6-26



QUADRUPL 2-INPUT
POSITIVE-NOR BUFFERS
WITH OPEN-COLLECTOR OUTPUTS

positive logic:
 $Y = A+B$


See pages 6-24 and 6-26



QUADRUPL 2-INPUT
POSITIVE-NAND BUFFERS

positive logic:
 $Y = \overline{A+B}$


See page 6-20



QUADRUPL 2-INPUT
POSITIVE-NAND BUFFERS
WITH OPEN-COLLECTOR OUTPUTS

positive logic:
 $Y = \overline{A+B}$

See page 6-24 and 6-26



FAMILIES OF COMPATIBLE TTL CIRCUITS



PIN ASSIGNMENTS (TOP VIEWS)

UAL 4-INPUT POSITIVE-NAND BUFFERS

0

Active logic:
= ABCD

See page 6-20



LINE-TO-10-LINE DECODERS

2 BCD-TO-DECIMAL

3 EXCESS-3-TO-DECIMAL



4 EXCESS-3-GRAY-TO-DECIMAL

See page 7-15

ICD-TO-DECIMAL DECODER/DRIVER

15 LAMP RELAY, OR MOS DRIVER

80-mA CURRENT SINK
OUTPUTS OFF FOR INVALID CODES



See page 7-20

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS


PIN ASSIGNMENTS (TOP VIEWS)

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

46 ACTIVE-LOW, OPEN-COLLECTOR, 30-V OUTPUTS

47 ACTIVE-LOW, OPEN-COLLECTOR, 16-V OUTPUTS


See page 7-22



BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

48 INTERNAL PULL-UP OUTPUTS


See page 7-22



BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

49 OPEN-COLLECTOR OUTPUTS

See page 7-22



FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

2-WIDE 2-INPUT
OR-INVERT GATES
(GATE EXPANDABLE)


Logic:

$B + \overline{CD} + X$


50: X = output of SN54H60/SN74H60

150: X = output of SN54H62/SN74H62

or SN54H62/SN74H62



SN54H60 (J) SN74H60 (J, N)
SN54H62 (J) SN74H62 (J, N)




SN54H60 (W)
SN54H62 (W)

See page 6-39


OR-INVERT GATES

'H51, 'S51
1L 2-WIDE 2-INPUT
logic:

$AB + \overline{CD}$




SN54H61 (J, N) SN74H61 (J, N)
SN54H61 (J, W) SN74H61 (J, N)




SN54H61 (W)
SN54H61 (W)

51, 'LS51
WIDE 2-INPUT,
logic:
positive logic:
 $Y = (A \cdot B + C + D) \cdot E + F$
or $Y = (A \cdot B + C + D) \cdot E + F$



SN54LS51 (J) SN74LS51 (J, N)
SN54LS51 (J, W) SN74LS51 (J, N)



SN54LS51 (T)

See page 6-30

EXPANDABLE 4-WIDE
AND-OR GATES


52

'H52 (J, N)

positive logic:

$Y = AB + CDE + FG + HI + X$

X = output of SN54H61/SN74H61




SN54H52 (J) SN74H52 (J, N)

'H52 (W)

positive logic:

$Y = AB + CDE + FG + HI + X$

X = output of SN54H61/SN74H61



SN54H52 (W)

See page 6-39

NC—No internal connection

EXPANDABLE 4-WIDE
AND-OR-INVERT GATES


53

'H53


positive logic:

$Y = AB + CDE + FG + HI + X$

X = output of SN54H60/SN74H60



SN54H53 (J) SN74H53 (J, N)




SN54H53 (W)

'H53


positive logic:

$Y = AB + CDE + FG + HI + X$

X = output of SN54H60/SN74H60



SN54H53 (J) SN74H53 (J, N)



SN54H53 (W)

See page 6-39

NC—No internal connection

PIN ASSIGNMENTS (TOP VIEWS)

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

EXPANDABLE 4-WIDE
AND-OR GATES


52

'H52 (J, N)

positive logic:

$Y = AB + CDE + FG + HI + X$

X = output of SN54H61/SN74H61




SN54H52 (J) SN74H52 (J, N)

'H52 (W)

positive logic:

$Y = AB + CDE + FG + HI + X$

X = output of SN54H61/SN74H61



SN54H52 (W)

See page 6-39

NC—No internal connection

EXPANDABLE 4-WIDE
AND-OR-INVERT GATES


53

'H53


positive logic:

$Y = AB + CDE + FG + HI + X$

X = output of SN54H60/SN74H60



SN54H53 (J) SN74H53 (J, N)




SN54H53 (W)

'H53


positive logic:

$Y = AB + CDE + FG + HI + X$

X = output of SN54H60/SN74H60



SN54H53 (J) SN74H53 (J, N)



SN54H53 (W)

See page 6-39

NC—No internal connection

TEXAS INSTRUMENTS
INCORPORATED



POST OFFICE BOX 5012 • DALLAS, TEXAS 75252

PIN ASSIGNMENTS (TOP VIEWS)



4-WIDE
AND-OR-INVERT GATES

54


¹LS4 (T)
positive logic:
 $Y = AB+CD+EF+GH$




¹HS4
positive logic:
 $Y = AB+CD+EF+GH+I$



¹LS4 (L, N), ¹LS54
positive logic:
 $Y = AB+CDE+FGH+IJ$



¹LS4 (T)
positive logic:
 $Y = ABC+DE+FG+HIJ$



See page 6-30



NC—No internal connection

PIN ASSIGNMENTS (TOP VIEWS)



2-WIDE 4-INPUT
AND-OR-INVERT GATES

55

¹HS5 (EXPANDABLE)
positive logic:
 $Y = ABCD+EF+GH+X$
X = output of SN54H60/SN74H60
or SN54H62/SN74H62



¹LS5, ¹LS55
positive logic:
 $Y = ABCD+EF+GH$



See page 6-30



SN54LS55 (L, N)
SN74LS55 (L, N)

NC—No internal connection

DUAL 4-INPUT EXPANDERS

60

positive logic:
X = ABCD when connected to X and $\bar{X}$ inputs
of SN5423/SN7423, SN5450/SN7450, or
SN5453/SN7453





See pages 6-43 and 6-44

NC—No internal connection

TRIPLE 3-INPUT
EXPANDERS

61

positive logic:
X = ABC when connected to X input of
SN54H52/SN74H52



See page 6-45

PIN ASSIGNMENTS (TOP VIEWS)

to X and X inputs of SN64H50/SN74H50, SN64H53/SN74H53, or SN64H55/SN74H55



AND HIGH-LEVEL CURRENT TO HIGH-LEVEL VOLTAGE



positive logic: $Y = ABCD + EF + GH + JK$



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

SN5470 (W)



SN54L71 (J) SN74L71 (J, N)



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

4-BIT BISTABLE LATCHES

FUNCTION TABLE
(Each Latch)

INPUTS		OUTPUTS	
D	G	Q	$\bar{Q}$
L	H	L	H
H	H	H	L
X	L	Q ₀	$\bar{Q}_0$

H = high level, L = low level, X = irrelevant
Q₀ = the level of Q before the high-to-low transition of G

See page 7-35

1

76

'LS76A
FUNCTION TABLE

UAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

2000

FUNCTION TABLE (Each Latch)			
INPUTS		OUTPUTS	
D	G	Q	$\bar{Q}$

H = high level, L = low level, X = irrelevant

configuration is nonstable; that is, it will not persist when preset or clear inputs return to their inactive (high) level. Furthermore, the unlevels of the 'LS74A in this configuration are not guaranteed to meet the minimum levels for VOH if the lows at preset and clear are V_{IL} maximum.

INCORPORATED

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

INCORPORATED

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

16-BIT RANDOM-ACCESS MEMORIES

81

SN54H78(J,W) SN74H78(J,N)

'LS78A

SN54L78(J,T) SN74L78(J,N)
SN54L78A(J,W) SN74L78A(J,N)


4-BIT BINARY FULL ADDERS WITH FAST CARRY
83

SN5480(J) SN7480(J,N

2. When A_r is used as an input, A_r must be low.
3. When A₁ and A₂ or B₁ and B₂ are used as inputs, A_r or B_r, respectively, must be open or used to perform dot-AND logic.

an explanation of function tables on page 3-8.

07e




SN5480(W)

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

16-BIT RANDOM-ACCESS MEMORIES

81




SN5481A (J, W) SN7481A (J, N)

See page 7-44

2-BIT BINARY FULL ADDERS

82




SN5482 (J, W) SN7482 (J, N)

See page 7-49

NC-No internal connection

4-BIT BINARY FULL ADDERS WITH FAST CARRY

83




SN54LS83A (J, W) SN74LS83A (J, N)

See page 7-53

16-BIT RANDOM-ACCESS MEMORIES

84



SN5484A (J,W) SN7484A (J,N)

See page 7-44



14 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

8-BIT MAGNITUDE COMPARATORS

5


See page 7-57



16-INPUT EXCLUSIVE-OR GATES

16



$$Y = A \oplus B = \bar{A}B + A\bar{B}$$



FUNCTION TABLE	
INPUTS	OUTPUT
A B	Y
L L	L
L H	H
H L	H
H H	L

L = high level, L = low level

See page 7-65




4-BIT TRUE/COMPLEMENT, ZERO/ONE ELEMENTS

87

FUNCTION TABLE	
CONTROL INPUTS	OUTPUTS
B C	Y1 Y2 Y3 Y4
L L	A1 A2 A3 A4
L H	A1 A2 A3 A4
H L	A1 A2 A3 A4
H H	A1 A2 A3 A4

H = high level, L = low level
A1, A2, A3, A4 = the level of the respective A input




256-BIT READ-ONLY MEMORIES

88

32 8-BIT WORDS
OPEN COLLECTOR OUTPUTS

For more information contact the factory




SN5488A (J, W) SN7488A (J, N)

64-BIT READ/WRITE MEMORIES

89

16 4-BIT WORDS

For more information contact the factory




SN7489 (J, N)

DECADE COUNTERS

90

DIVIDE-BY-TWO AND DIVIDE-BY-FIVE

See Page 7-72



SN5490A (J, W) SN7490A (J, N)
SN5490A (J, T) SN7490A (J, N)
SN5490A (J, W) SN7490A (J, N)
NC - No internal connection

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


PIN ASSIGNMENTS (TOP VIEWS)

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

PIN ASSIGNMENTS (TOP VIEWS)

BIT SHIFT REGISTERS

11 SERIAL-IN, SERIAL-OUT
GATED INPUT




SN5491A (J) SN7491A (J,N)
SN54LS91 (J) SN74LS91 (J, N)
SN54LS91 (J) SN74LS91 (J, N)

See Page 7-81

FUNCTION TABLE	INPUTS	OUTPUTS
	AT t_n	AT t_n+8
	A B	Q _H Q _L
	H H H H L L	H H H H L L
	L L X X L L	L L X X L L
	X L L L L L	L L L L L L


H = high, L = low
X = irrelevant
 t_n = Reference bit time, clock low
 t_n+8 = Bit time after 8 low-to-high clock transitions



SN5491A (W)
SN54LS91 (T)
SN54LS91 (W)
NC - No internal connections

DIVIDE-BY-TWELVE COUNTERS

12 DIVIDE-BY-TWO AND DIVIDE-BY-SIX




SN5492A (J, W) SN7492A (J, N)
SN54LS92 (J, W) SN74LS92 (J, N)
NC - No internal connection

See Page 7-72


BIT BINARY COUNTERS

13 DIVIDE-BY-TWO AND DIVIDE-BY-EIGHT



SN5493A (J, W) SN7493A (J, N)
SN54LS93 (J, W) SN74LS93 (J, N)


See Page 7-72



SN54LS93 (J, T) SN74LS93 (J, N)
NC - No internal connection

4-BIT SHIFT REGISTERS

94 DUAL ASYNCHRONOUS PRESETS




SN5494 (J, W) SN7494 (J, N)


See Page 7-86

4-BIT SHIFT REGISTERS

95 PARALLEL IN/PARALLEL OUT
SHIFT RIGHT, SHIFT LEFT
SERIAL INPUT



SN5495A (J, W) SN7495A (J, N)
SN54LS95B (J, W) SN74LS95B (J, N)




SN54LS95 (J, T) SN74LS95 (J, N)

See Page 7-89

5-BIT SHIFT REGISTERS

96 ASYNCHRONOUS PRESET




SN5496 (J, W) SN7496 (J, N)
SN54LS96 (J) SN74LS96 (J, N)
SN54LS96 (J, W) SN74LS96 (J, N)

See Page 7-95

SYNCHRONOUS 6-BIT BINARY
RATE MULTIPLIERS

97



SN5497 (J, W) SN7497 (J, N)

See Page 7-102


PIN ASSIGNMENTS (TOP VIEWS)

PIN ASSIGNMENTS (TOP VIEWS)

1-BIT DATA SELECTOR/STORAGE REGISTERS

- 98** SELECTS 1 OF 2 4-BIT WORDS
PARALLEL IN/OUT


See Page 7-107



1-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

- 19** SERIAL J-K INPUTS

See Page 7-109




1-BIT BISTABLE LATCHES

- 00**

FUNCTION TABLE
(Each Latch)

INPUTS	OUTPUTS
D	Q
L	H
H	L
X	Q ₀

H = high level, X = irrelevant
Q₀ = the level of Q before the high-to-low transition of G



PIN ASSIGNMENTS (TOP VIEWS)

AND-OR-GATED J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET


- 101**

FUNCTION TABLE

INPUTS	OUTPUTS
PRESET CLOCK J K Q	Q
L X X X	H
H X X X	L
H L X X	Q ₀
H L X H	L
H L H X	H
H L H H	TOGGLE
H H X X	Q ₀

positive logic: J = (J1A+J1B)+J2A+J2B
K = (K1A+K1B)+(K2A+K2B)

See page 6-52



AND-GATED J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR


- 102**

FUNCTION TABLE

INPUTS	OUTPUTS
PRESET CLEAR CLOCK J K Q	Q
L H X X X	H
H L X X X	L
H L X X H	H
H L X H X	H
H L H X X	Q ₀
H L H X H	L
H L H H X	TOGGLE
H H X X X	Q ₀

positive logic: J = J1+J2+J3
K = K1+K2+K3

See page 6-52




DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR

- 103**

FUNCTION TABLE

CLEAR CLOCK J K Q	OUTPUTS
L X X X	L
H X X X	H
H L X X	Q ₀
H L X H	L
H L H X	H
H L H H	TOGGLE
H H X X	Q ₀

See page 6-52



See explanation of function tables on page 3-8.
This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

34/14 FAMILIES U: UMI RUMBA

PIN ASSIGNMENTS (TOP VIEWS)

FEAR

109
FUNCTION TABLE

See pages 6-46 and 6-56

110

Pin diagram of the SN74ALS107A (J) dual in-line package. The package has 14 pins. Pin 1 is Vcc, pin 2 is CLR, pin 3 is 10K, pin 4 is 1K, pin 5 is 2K, pin 6 is 2K, pin 7 is GND, pin 8 is 2K, pin 9 is 1K, pin 10 is 10K, pin 11 is CLR, pin 12 is 10K, pin 13 is 1K, and pin 14 is Vcc. The internal circuit shows two cross-coupled inverters with feedback loops. The first inverter has inputs labeled '0' and '1' and outputs labeled '0' and '1'. The second inverter has inputs labeled '0' and '1' and outputs labeled '0' and '1'. The feedback loops are labeled 'CLR CLR' and 'CLR CLR'.

See page 6-46

三

[illegible]

See page 6-46

See explanation of function tables on page 3-8.


active (high) level.

TEXAS INSTRUMENTS
INCORPORATED

PIN ASSIGNMENTS (TOP VIEWS)

1. L.J.K. NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR


FUNCTION TABLE			
INPUTS			OUTPUTS
SET	CLEAR	CLOCK	J
L	H	X	X
L	X	X	X
H	L	X	X
L	L	X	X
L	H	L	L
H	L	L	L
H	H	L	L
H	H	H	H
H	H	X	X



pages 6-56 and 6-58

AL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET


FUNCTION TABLE				
INPUTS			OUTPUTS	
ESCT	CLOCK	J	K	Q
L	X	X	X	L
L		L	L	Q ₀
H		L	L	Q ₀
H		L	L	L
H		L	L	L
H		H	H	TOGGLE
H		X	X	Q ₀



pages 6-56 and 6-58

AL-1-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

FUNCTION TABLE					
INPUTS					OUTPUTS
RESET	CLEAR	CLOCK	J	K	$Q \bar{Q}$
L	H	X	X	X	H L
H	L	X	X	X	H [*] L [*]
L	L	X	X	X	H [*] H [*]
L	X	X	X	X	Q0 Q̄0
H	H	X	L	L	Q0 Q̄0
H	H	X	L	L	H L
H	H	X	L	L	H L
H	H	X	L	L	H L
H	H	X	X	X	TOGGLE TOGGLE Q0 Q̄0



pages 6-56 and 6-58


ination of function tables on page 3-8. Infiguration is nonstable; that is, it will not persist when presat and clear inputs return to their inactive (high) level.

PIN ASSIGNMENTS (TOP VIEWS)

DUAL 4-BIT LATCHES

116

INPUTS			OUTPUT
CLEAR	ENABLE $\bar{G}_1 \quad \bar{G}_2$	DATA	Q
H	L L	L	L
H	L L	H	H
H	H H	X	Q ₀
H	X X	X	Q ₀
L	X X	X	L




See page 7-115

DUAL PULSE SYNCHRONIZERS/DRIVERS

120

INPUTS			FUNCTION
R	S1	S2	
X	X	X	Pass Output Pulses
X	X	L	Pass Output Pulses
X	L	H	Inhibit Output Pulses
L	H	H	Start Output Pulses
H	L	H	Start Output Pulses
L	H	L	Stop Output Pulses
H	L	L	Continue [†]

† Operation initiated by last $\downarrow$ transition continues

See page 7-118

MONOSTABLE MULTIVIBRATORS

121

FUNCTION TABLE					
INPUTS			OUTPUTS		
A1	A2	B	Q	Q	Q
L	X	H	L*	H	H
X	X	H	L*	H*	H
X	X	L	L*	H*	H
H	H	H	H	H	H
H	H	L	H	H	H
L	L	H	H	H	H
L	L	L	L	L	L

See page B-64

*These lines of the function table assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.

TEXAS INSTRUMENTS

POST OFFICE BOX 226012 • DALLAS, TEXAS 75269


4. FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

13-INPUT POSITIVE-NAND GATES

133

positive logic:
 $Y = ABCDEFGHIJKLM$




See page 6-2

12-INPUT POSITIVE-NAND GATES WITH THREE-STATE OUTPUTS

134

positive logic:
 $Y = ABCDEFGHIJKL$
 Output is off (disabled) when output control is high.




See page 6-33

QUAD EXCLUSIVE-OR/NOR GATES

135

positive logic: $Y = (A \oplus B) \oplus C = A\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C + ABC$




See page 7-129

QUAD EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

136

positive logic: $Y = A \oplus B = A\bar{B} + \bar{A}B$



See page 7-131

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEW)

3- TO 8-LINE DECODERS/DEMULTIPLEXERS

138



See page 7-134

DUAL 2- TO 4-LINE DECODERS/DEMULTIPLEXERS

139




See page 7-134

DUAL 4-INPUT POSITIVE-NAND 60-OHM LINE DRIVERS

140

positive logic:
 $Y = ABCD$




See page 6-22

BCD-TO-DECIMAL DECODER/DRIVER

141

DRIVES COLD-CATHODE
 INDICATOR TUBES



See page 7-138

TEXAS INSTRUMENTS
 INCORPORATED

POST OFFICE BOX 228017 • DALLAS, TEXAS 75265

TEXAS INSTRUMENTS
 INCORPORATED

POST OFFICE BOX 228012 • DALLAS, TEXAS 75285

FAMILIES OF COMPATIBLE TTL CIRCUITS


PIN ASSIGNMENTS (TOP VIEWS)

INTER/LATCH/DECODER/DRIVER

- 2 DIVIDE-BY-10 COUNTER
4-BIT LATCH
4-BIT TO 7 SEGMENT DECODER
NIXIE $\dagger$ TUBE DRIVER

page 7-140


†16 is a registered trademark of the Burroughs Corp.



INTER/LATCHES/DECODERS/DRIVERS

- 3 15 mA CONSTANT CURRENT
1- TO 5-V OUTPUT RANGE
- 4 UP TO 15-V INDICATORS
UP TO 25 mA
OPEN-COLLECTOR OUTPUT


page 7-143



1-TO-DECIMAL DECODERS/DRIVERS FOR LAMPS, RELAYS, MOS

- 5 BCD-TO-DECIMAL


page 7-148



LINE DECIMAL TO 4-LINE BCD PRIORITY ENCODERS

17

page 7-151



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

8-LINE-TO-3-LINE OCTAL PRIORITY ENCODERS

148


See page 7-151



1-OF-16 DATA SELECTORS/MULTIPLEXERS

150


See page 7-157



1-OF-8 DATA SELECTORS/MULTIPLEXERS

151


See page 7-157



1-OF-8 DATA SELECTORS/MULTIPLEXERS

152

See page 7-157




TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

PIN ASSIGNMENTS (TOP VIEW)

AL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

3




SN54153 (J, W) SN74153 (J, N)
SN54153 (J) SN74153 (J, N)
SN54153 (J, W) SN74153 (J, N)
SN54153 (J, N) SN74153 (J, N)

page 7-165

INE TO 16-LINE DECODERS/DEMULPLEXERS

4



SN54154 (J, W) SN74154 (J, N)
SN54154 (J) SN74154 (J, N)

page 7-171


CODERS/DEMULPLEXERS

AL 2- TO 4-LINE DECODER
AL 1- TO 4-LINE DEMULPLEXER
TO 8-LINE DECODER
TO 8-LINE DEMULPLEXER

15 TOTEM-POLE OUTPUTS

16 OPEN-COLLECTOR OUTPUTS

1 page 7-175



SN54155 (J, W) SN74155 (J, N)
SN54155 (J, W) SN74155 (J, N)
SN54156 (J, W) SN74156 (J, N)
SN54156 (J, W) SN74156 (J, N)


PIN ASSIGNMENTS (TOP VIEW)

QUAD 2- TO 1-LINE DATA SELECTORS/MULTIPLEXERS

157 NONINVERTED DATA OUTPUTS

158 INVERTED DATA OUTPUTS

See page 7-181




SN54157 (J, W) SN74157 (J, N)
SN54157 (J, W) SN74157 (J, N)
SN54157 (J, W) SN74157 (J, N)
SN54157 (J, W) SN74157 (J, N)
SN54158 (J, W) SN74158 (J, N)
SN54158 (J, W) SN74158 (J, N)

4- TO 16-LINE DECODERS/DEMULPLEXERS

159 OPEN-COLLECTOR OUTPUTS

See page 7-188




SN54159 (J, W) SN74159 (J, N)

SYNCHRONOUS 4-BIT COUNTERS

160 DECADE, DIRECT CLEAR

161 BINARY, DIRECT CLEAR

162 DECADE, SYNCHRONOUS CLEAR
163 BINARY, SYNCHRONOUS CLEAR




SN54160 (J, W) SN74160 (J, N)
SN54160A (J, W) SN74160A (J, N)
SN54161 (J, W) SN74161 (J, N)
SN54161A (J, W) SN74161A (J, N)
SN54162 (J, W) SN74162 (J, N)
SN54162A (J, W) SN74162A (J, N)
SN54163 (J, W) SN74163 (J, N)
SN54163A (J, W) SN74163A (J, N)
SN54163 (J, W) SN74163 (J, N)

See page 7-190

PIN ASSIGNMENTS (TOP VIEWS)

T PARALLEL OUTPUT SERIAL SHIFT REGISTERS

4 ASYNCHRONOUS CLEAR




page 7-206

SN54164 (J, W) SN74164 (J, N)
SN54164 (J, T) SN74164 (J, N)
SN54164 (J, W) SN74164 (J, N)

J ALLEL-LOAD 8-BIT SHIFT REGISTERS WITH
PLEMENTARY OUTPUTS

5




page 7-212

SN54165 (J, W) SN74165 (J, N)
SN54165 (J, W) SN74165 (J, N)

T SHIFT REGISTERS

6 PARALLEL/SERIAL INPUT
SERIAL OUTPUT




SN54166 (J, W) SN74166 (J, N)
SN54166 (J, W) SN74166 (J, N)

page 7-217

PIN ASSIGNMENTS (TOP VIEW)

SYNCHRONOUS DECADE RATE MULTIPLIERS

167



SN54167 (J, W) SN74167 (J, N)


See page 7-222

NC - No Internal Connection

4-BIT UP/DOWN SYNCHRONOUS COUNTERS

168 DECADE

169 BINARY




SN54S168 (J, W) SN74S168 (J, N)
SN54S168A (J, W) SN74S168A (J, N)
SN54S169 (J, W) SN74S169 (J, N)

See page 7-226

4-BY-4 REGISTER FILES

170

SEPARATE READ/WRITE ADDRESSING
SIMULTANEOUS READ AND WRITE
OPEN-COLLECTOR OUTPUTS
EXPANDABLE TO 1024 WORDS



SN54170 (J, W) SN74170 (J, N)
SN54170 (J, W) SN74170 (J, N)


See page 7-237

PIN ASSIGNMENTS (TOP VIEWS)

T REGISTER FILE

- INDEPENDENT READ/WRITE ADDRESSING
- SIMULTANEOUS READ/WRITE
- 8-WORDS OF TWO BITS EACH
- 3-STATE OUTPUTS


page 7-245



D-TYPE REGISTERS

- 3-STATE OUTPUTS


page 7-246



D-TYPE FLIP-FLOPS

- SINGLE-RAIL OUTPUTS
- COMMON DIRECT CLEAR


page 7-253



D-TYPE FLIP-FLOPS

- COMPLEMENTARY OUTPUTS
- COMMON DIRECT CLEAR

page 7-253




PIN ASSIGNMENTS (TOP VIEWS)

PRESETTABLE COUNTERS/LATCHES

- 176 DECADE (BI-QUINARY)

- 177 BINARY


See page 7-259



4-BIT UNIVERSAL SHIFT REGISTERS

- 178

See page 7-265




4-BIT UNIVERSAL SHIFT REGISTERS

- 179

- DIRECT CLEAR
- COMPLEMENTARY OUTPUTS


See page 7-265



9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

- 180

See page 7-269




FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

1 THMATIC LOGIC UNITS/FUNCTION GENERATORS


- 16 ARITHMETIC OPERATIONS
16 LOGIC FUNCTIONS

page 7-271




2 K-AHEAD CARRY GENERATORS

page 7-282



3 AL CARRY-SAVE FULL ADDERS

page 7-287




4 DE CONVERTERS

SCADEABLE TO N-BITS

- BCD-TO-BINARY

- BINARY-TO-BCD

page 7-290



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


64/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

512-BIT PROGRAMMABLE READ-ONLY MEMORIES

- 64-BIT WORDS
OPEN-COLLECTOR OUTPUTS


For more information contact the factory



1024-BIT READ-ONLY MEMORIES

- 266 4-BIT WORDS
OPEN-COLLECTOR OUTPUTS


For more information contact the factory



256-BIT PROGRAMMABLE READ-ONLY MEMORIES

- 32 8-BIT WORDS
OPEN-COLLECTOR OUTPUTS


See Bipolar Microcomputer Components Data Book, second edition.



64-BIT RANDOM-ACCESS MEMORIES

- 16 4-BIT WORDS
THREE-STATE OUTPUTS

See Bipolar Microcomputer Components Data Book, second edition.




TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

ICHRONOUS UP/DOWN COUNTERS

- 0 BCD
- 1 BINARY




page 7-286

SN54190 (J, W) SN74190 (J, N)
 SN54191 (J, W) SN74191 (J, N)
 SN54192 (J, W) SN74192 (J, N)
 SN54193 (J, W) SN74193 (J, N)

ICHRONOUS UP/DOWN DUAL CLOCK COUNTERS

- 2 BCD WITH CLEAR
- 3 BINARY WITH CLEAR




page 7-306

SN54192 (J, W) SN74192 (J, N)
 SN54193 (J, W) SN74193 (J, N)
 SN54194 (J, W) SN74194 (J, N)
 SN54195 (J, W) SN74195 (J, N)
 SN54196 (J, W) SN74196 (J, N)
 SN54197 (J, W) SN74197 (J, N)
 SN54198 (J, W) SN74198 (J, N)

T BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

4



page 7-316


SN54194 (J, W) SN74194 (J, N)
 SN54195 (J, W) SN74195 (J, N)
 SN54196 (J, W) SN74196 (J, N)
 SN54197 (J, W) SN74197 (J, N)
 SN54198 (J, W) SN74198 (J, N)

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

4-BIT PARALLEL-ACCESS SHIFT REGISTERS

195




See page 7-324

SN54195 (J, W) SN74195 (J, N)
 SN54196 (J, W) SN74196 (J, N)
 SN54197 (J, W) SN74197 (J, N)
 SN54198 (J, W) SN74198 (J, N)

PRESETTABLE COUNTERS/LATCHES

196 DECADE/B1-QUINARY

197 BINARY




See page 7-331

SN54196 (J, W) SN74196 (J, N)
 SN54197 (J, W) SN74197 (J, N)
 SN54198 (J, W) SN74198 (J, N)
 SN54199 (J, W) SN74199 (J, N)
 SN54200 (J, W) SN74200 (J, N)
 SN54201 (J, W) SN74201 (J, N)
 SN54202 (J, W) SN74202 (J, N)
 SN54203 (J, W) SN74203 (J, N)

8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

198



See page 7-338

SN54198 (J, W) SN74198 (J, N)


TEXAS INSTRUMENTS

INCORPORATED
 POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

PIN ASSIGNMENTS (TOP VIEWS)

8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS


199 JK SERIAL INPUTS



See page 7-338

256-BIT RANDOM-ACCESS MEMORIES

201 256 1-BIT WORDS
3-STATE OUTPUT




See Bipolar Microcomputer Components Data Book, second edition.

PIN ASSIGNMENTS (TOP VIEWS)

DUAL MONOSTABLE MULTIVIBRATORS


221



See page 6-68

ASYNCHRONOUS FIRST IN, FIRST OUT MEMORIES


225 16 5-BIT WORDS



See Bipolar Microcomputer Components Data Book, second edition.

4-BIT PARALLEL LATCHED BUS TRANSCIEVERS


226 3-STATE OUTPUTS



See page 7-345

OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

240 INVERTED 3-STATE OUTPUTS




See page 6-83

PIN ASSIGNMENTS (TOP VIEWS)

TAL BUFFERS/LINE DRIVERS/LINE RECEIVERS


41 NONINVERTED 3STATE OUTPUTS



page 6-83

JADRUPL BUS TRANSCEIVERS


42 INVERTED 3STATE OUTPUTS



page 6-87

JADRUPL BUS TRANSCEIVERS


43 NONINVERTED 3STATE OUTPUTS



page 6-87

CTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

44 NONINVERTED 3STATE OUTPUTS




page 6-83

PIN ASSIGNMENTS (TOP VIEWS)

OCTAL BUS TRANSCEIVERS

245 NONINVERTED 3STATE OUTPUTS




See page 7-349

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

246 ACTIVE-LOW, OPEN-COLLECTOR, 30V OUTPUTS

247 ACTIVE-LOW, OPEN-COLLECTOR, 15V OUTPUTS




See page 7-351

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

248 INTERNAL PULL-UP OUTPUTS


249 OPEN-COLLECTOR OUTPUTS



See page 7-351

DATA SELECTORS/MULTIPLEXERS

251 TRUE AND INVERTED 3STATE OUTPUTS




See page 7-362

PIN ASSIGNMENTS (TOP VIEWS)

DUAL DATA SELECTORS/MULTIPLEXERS


253 3-STATE OUTPUTS



See page 7-389

QUAD DATA SELECTORS/MULTIPLEXERS


257 NONINVERTED 3-STATE OUTPUTS



See page 7-372

QUAD DATA SELECTORS/MULTIPLEXERS


258 INVERTED 3-STATE OUTPUTS



See page 7-372

EIGHT-BIT ADDRESSABLE LATCHES

259




See page 7-376

PIN ASSIGNMENTS (TOP VIEWS)

DUAL 5-INPUT POSITIVE NOR GATES


260



See page 6-8

2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS


261



See page 7-380

QUAD COMPLEMENTARY-OUTPUT ELEMENTS


265



See page 6-89

QUAD 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

266



Positive logic: $Y = A \oplus B = AB + \overline{A}\overline{B}$

See page 7-386


FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

48-BIT READ-ONLY MEMORIES

70 OPEN-COLLECTOR OUTPUTS 512 4-BIT WORDS

For more information contact the factory




SN54S270 (J) SN74S270 (J, N)

48-BIT READ-ONLY MEMORIES

71 OPEN-COLLECTOR OUTPUTS 256 8-BIT WORDS

For more information contact the factory




SN54S271 (J) SN74S271 (J, N)

JTAL D-TYPE FLIP-FLOPS

73 COMMON CLOCK SINGLE-RAIL OUTPUTS

See page 7-388




SN54J273 (J) SN74J273 (J, N)
SN54LS273 (J) SN74LS273 (J, N)

BIT BY 4-BIT BINARY MULTIPLIERS

74 3-STATE OUTPUTS 8-BIT PRODUCTS SUBMULTIPLE PRODUCTS

See page 7-391




SN54S274 (J) SN74S274 (J, N)

PIN ASSIGNMENTS (TOP VIEW)

7-BIT SLICE WALLACE TREES

275 3-STATE OUTPUTS

See page 7-391




SN54LS275 (J) SN74LS275 (J, N)
SN54S275 (J) SN74S275 (J, N)

QUAD J-K FLIP-FLOPS

276 SEPARATE CLOCKS EDGE-TRIGGERING COMMON DIRECT CLEAR AND PRESET

See page 7-401




SN54J276 (J) SN74J276 (J, N)

4-BIT CASCADEABLE PRIORITY REGISTERS

278 LATCHED DATA INPUTS PRIORITY OUTPUT GATING

See page 7-403



SN54J278 (J, W) SN74J278 (J, N)
NC - No internal connection


QUAD S-R LATCHES

279 DIODE-CLAMPED INPUTS TOTEMPOLE OUTPUTS

See page 6-50

FUNCTION TABLE			
INPUTS	OUTPUT	Q	Q'
S ^H R ^L	Q	H	L
S ^L R ^H	Q	L	H
S ^H R ^H	Q	H	H
S ^L R ^L	Q	L	L

H = high level
L = low level
Q₀ = the level of Q before the indicated input conditions were established.
* This output level is pseudo stable; that is, it may not persist when the S and R inputs return to their inactive (high) level.
† For latches with double S inputs:
H = both S inputs high
L = one or both S inputs low



SN54J279 (J, W) SN74J279 (J, N)
SN54LS279 (J, W) SN74LS279 (J, N)

TEXAS INSTRUMENTS

INCORPORATED


POST OFFICE BOX 228012 • DALLAS, TEXAS 75285

PIN ASSIGNMENTS (TOP VIEWS)

87 ODD/EVEN PARITY GENERATORS/CHECKERS

80 N-BIT CASCADEABLE

See page 7-406




SN64LS280 (J, W) SN74LS280 (J, N)
SN64S280 (J, W) SN74S280 (J, N)

81 16-BIT PARALLEL BINARY ACCUMULATORS

16 ARITHMETIC/
LOGIC-TYPE OPERATIONS
LOGIC SHIFT (L OR R)
EXPANDABLE TO N WORDS


See page 7-410



SN64S281 (J, W) SN74S281 (J, N)

83 8-BIT BINARY FULL ADDERS

83




SN64S283 (J, W) SN74S283 (J, N)
SN64LS283 (J, W) SN74LS283 (J, N)
SN64S283 (J) SN74S283 (J, N)

84 8-BY-4-BIT PARALLEL BINARY MULTIPLIERS USED WITH 285

EXPANDABLE FOR N-BIT-
BY-N-BIT MULTIPLICATION
USE 274 FOR NEW DESIGNS
USE 1S275/276 FOR LARGE MULTIPLIERS

See page 7-420



SN64S284 (J, W) SN74S284 (J, N)


PIN ASSIGNMENTS (TOP VIEWS)

285 4-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS USED WITH 284

285

EXPANDABLE FOR N-BIT-
BY-N-BIT MULTIPLICATION
USE 274 FOR NEW DESIGNS
USE 1S275/276 FOR LARGE MULTIPLIERS

See page 7-420




SN64S285 (J, W) SN74S285 (J, N)

287 1024-BIT PROGRAMMABLE READ-ONLY MEMORIES

287

256 4-BIT WORDS
3-STATE OUTPUTS

See Bipolar Microcomputer Components Data Book, second edition.




SN64S287 (J, W) SN74S287 (J, N)
(Redesignated TBP14S10)

289 256-BIT PROGRAMMABLE READ-ONLY MEMORIES

289

32 8-BIT WORDS
3-STATE OUTPUTS

See Bipolar Microcomputer Components Data Book, second edition.




SN64S289 (J, W) SN74S289 (J, N)
(Redesignated TBP18S030)

64-BIT RANDOM-ACCESS MEMORIES

289

16 4-BIT WORDS
OPEN-COLLECTOR OUTPUTS

See Bipolar Microcomputer Components Data Book, second edition.




SN64S289 (J, W) SN74S289 (J, N)

74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

DECADE COUNTERS


290 DIVIDE-BY-TWO AND DIVIDE-BY-5



See page 7-423

4-BIT BINARY COUNTERS


293 DIVIDE-BY-TWO AND DIVIDE-BY-EIGHT



See page 7-423

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS


295



See page 7-429

QUAD 2-INPUT MULTIPLEXERS WITH STORAGE

298




See page 7-432

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

8-BIT BIDIRECTIONAL UNIVERSAL SHIFT/STORAGE REGISTERS


299 3-STATE OUTPUTS



See page 7-437

256-BIT RANDOM ACCESS MEMORIES


301 256 1-BIT WORDS
OPEN-COLLECTOR OUTPUT



See Bipolar Microcomputer Components Data Book, second edition.

8-BIT BIDIRECTIONAL UNIVERSAL SHIFT/STORAGE REGISTERS

323 3-STATE OUTPUTS



See page 7-443


TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 226012 • DALLAS, TEXAS 75265

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 226012 • DALLAS, TEXAS 75265

PIN ASSIGNMENTS (TOP VIEWS)

DUAL BUFFERS/LINE DRIVERS


340 3-STATE INVERTED OUTPUTS



See page 7-445

DUAL BUFFERS/LINE DRIVERS


341 3-STATE NONINVERTED OUTPUTS



See page 7-445

DUAL BUFFERS/LINE DRIVERS

344 3-STATE NONINVERTED OUTPUTS



See page 7-445


TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 228012 • DALLAS, TEXAS 75285

PIN ASSIGNMENTS (TOP VIEWS)

8-LINE TO 3-LINE PRIORITY ENCODERS


348 3-STATE OUTPUTS



See page 7-448

DUAL 8-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER


351 3-STATE OUTPUTS
4 COMMON DATA INPUTS



See page 7-451

DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS


352 INVERTING VERSION OF 1S153



See page 7-454

DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

353 3-STATE OUTPUTS
INVERTING VERSION OF 1S253



See page 7-457

TEXAS INSTRUMENTS
INCORPORATED


POST OFFICE BOX 228012 • DALLAS, TEXAS 75285

4 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

EX BUS DRIVERS

165 NONINVERTED 3-STATE OUTPUTS GATED ENABLE INPUTS




See page 6-36

SN64LS365A (J, W) SN74LS365A (J, N)
SN64LS366A (J, W) SN74LS366A (J, N)

EX BUS DRIVERS

166 INVERTED 3-STATE OUTPUTS GATED ENABLE INPUTS




See page 6-36

SN64LS366A (J, W) SN74LS366A (J, N)
SN64LS366A (J, W) SN74LS366A (J, N)

EX BUS DRIVERS

167 NONINVERTED 3-STATE OUTPUTS ORGANIZED TO FACILITATE HANDLING OF 4-BIT DATA




See page 6-36

SN64LS367A (J, W) SN74LS367A (J, N)
SN64LS367A (J, W) SN74LS367A (J, N)

EX BUS DRIVERS

168 INVERTED 3-STATE OUTPUTS ORGANIZED TO FACILITATE HANDLING OF 4-BIT DATA



See page 6-36

SN64LS368A (J, W) SN74LS368A (J, N)
SN64LS368A (J, W) SN74LS368A (J, N)

TEXAS INSTRUMENTS
INCORPORATED


POST OFFICE BOX 228012 • DALLAS, TEXAS 75285

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

2048-BIT READ-ONLY MEMORIES

370 512 4-BIT WORDS 3-STATE OUTPUTS




For more information contact the factory

SN64S370 (J) SN74S370 (J, N)

2048-BIT READ-ONLY MEMORIES

371 256 8-BIT WORDS 3-STATE OUTPUTS




For more information contact the factory

SN64S371 (J) SN74S371 (J, N)

OCTAL D-TYPE LATCHES

373 3-STATE OUTPUTS COMMON OUTPUT CONTROL COMMON ENABLE




See page 7-471

SN64LS373 (J) SN74LS373 (J, N)
SN64S373 (J) SN74S373 (J, N)

OCTAL D-TYPE FLIP-FLOPS

374 3-STATE OUTPUTS COMMON OUTPUT CONTROL COMMON CLOCK



See page 7-471

SN64LS374 (J) SN74LS374 (J, N)
SN64S374 (J) SN74S374 (J, N)


TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 228012 • DALLAS, TEXAS 75285

PIN ASSIGNMENTS (TOP VIEWS)

4 BIT BISTABLE LATCHES

375




See page 7-478

QUAD J-K FLIP-FLOPS

376

COMMON CLOCK
COMMON CLEAR




See page 7-479

OCTAL D-TYPE FLIP-FLOPS

377

SINGLE-RAIL OUTPUTS
COMMON ENABLE
COMMON CLOCK




See page 7-481

16X D-TYPE FLIP-FLOPS

378

SINGLE-RAIL OUTPUTS
COMMON ENABLE
COMMON CLOCK




See page 7-481

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS
PIN ASSIGNMENTS (TOP VIEWS)

QUAD D-TYPE FLIP-FLOPS

379

DOUBLE-RAIL OUTPUTS
COMMON ENABLE
COMMON CLOCK




See page 7-481

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

381

8 BINARY FUNCTIONS
USE S182 FOR LOOK-AHEAD CARRY




See page 7-484

QUAD 2-INPUT EXCLUSIVE-OR GATES

386

POSITIVE LOGIC:
 $Y = A \oplus B = AB + AB$




See page 7-487

1024-BIT PROGRAMMABLE READ-ONLY MEMORIES

387

256 4-BIT WORDS
OPEN-COLLECTOR OUTPUTS



See Bipolar Microcomputer Components Data Book, second edition.

SN54LS387 (J, W) SN74LS387 (J, N)
(Redesignated TBP14SA10)

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 228012 • DALLAS, TEXAS 75265


TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 228012 • DALLAS, TEXAS 75265

PIN ASSIGNMENTS (TOP VIEWS)

DUAL DECADE COUNTERS


390 BI-QUINARY OR BCD SEQUENCES



See page 7-489
SN54LS390 (J, W) SN74ALS390 (J, N)
SN54LS390 (J, W) SN74ALS390 (J, N)

DUAL 4-BIT BINARY COUNTERS


393



See page 7-489
SN54LS393 (J, W) SN74ALS393 (J, N)
SN54LS393 (J, W) SN74ALS393 (J, N)

4-BIT UNIVERSAL SHIFT REGISTERS


395 3-STATE OUTPUTS



See page 7-486
SN54LS395A (J, W) SN74ALS395A (J, N)

QUAD 2-INPUT MULTIPLEXERS WITH STORAGE

398 DOUBLE-RAIL OUTPUTS



See page 7-489


TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 225012 • DALLAS, TEXAS 75285

PIN ASSIGNMENTS (TOP VIEWS)

QUAD 2-INPUT MULTIPLEXERS WITH STORAGE


399 SINGLE-RAIL OUTPUTS



See page 7-489
SN54LS399 (J, W) SN74ALS399 (J, N)

MULTI-MODE BUFFERED 8-BIT LATCHES

412 3-STATE OUTPUTS
DIRECT CLEAR




See page 7-502

QUAD GATES

425 3-STATE OUTPUTS
ACTIVE-LOW ENABLING

positive logic: $\bar{Y} = A$



SN54LS425 (J, W) SN74ALS425 (J, N)

See page 6-33

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 225012 • DALLAS, TEXAS 75285

1/14 FAMILIES OF COMPATIBLE TTL CIRCUITS


PIN ASSIGNMENTS (TOP VIEWS)

QUAD GATES

426

3-STATE OUTPUTS
ACTIVE-HIGH ENABLING

positive logic: Y = A



See page 6-33

SN54426 (J, W) SN74426 (J, N)


SYSTEM CONTROLLER FOR 8080A

428

BIDIRECTIONAL DATA PORTS

438

BIDIRECTIONAL DATA PORTS



See page 7-514

SN74S428 (N)
SN74S438 (N)

QUAD TRIDIRECTIONAL BUS TRANSCEIVERS

440

OPEN-COLLECTOR NONINVERTED OUTPUTS

441

OPEN-COLLECTOR INVERTED OUTPUTS

442

3-STATE NONINVERTED OUTPUTS

443


3-STATE INVERTED OUTPUTS

444

3-STATE INVERTED AND NONINVERTED OUTPUTS

448

OPEN-COLLECTOR INVERTED AND NONINVERTED OUTPUTS



SN54LS440 (J)
SN54LS441 (J)
SN54LS442 (J)
SN54LS443 (J)
SN54LS444 (J)
SN54LS448 (J)
SN74LS440 (J, N)
SN74LS441 (J, N)
SN74LS442 (J, N)
SN74LS443 (J, N)
SN74LS444 (J, N)
SN74LS448 (J, N)

See page 7-507

TEXAS INSTRUMENTS

INCORPORATED

POST OFFICE BOX 225012 • DALLAS, TEXAS 75285

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

PROGRAMMABLE READ-ONLY MEMORIES


256 8-BIT WORDS

470

OPEN-COLLECTOR OUTPUTS

471

3-STATE OUTPUTS



See Bipolar Microcomputer Components Data Book, second edition.

SN54S470 (J) SN74S470 (J, N)
(Redesignated TBP18SA22)
SN54S471 (J) SN74S471 (J, N)
(Redesignated TBP18S22)


PROGRAMMABLE READ-ONLY MEMORIES

472

3-STATE OUTPUTS

473

OPEN-COLLECTOR OUTPUTS



See Bipolar Microcomputer Components Data Book, second edition.

SN54S472 (J) SN74S472 (J, N)
(Redesignated TBP18SA42)
SN54S473 (J) SN74S473 (J, N)
(Redesignated TBP18SA42)


PROGRAMMABLE READ-ONLY MEMORIES

474

3-STATE OUTPUTS

475

OPEN-COLLECTOR OUTPUTS



See Bipolar Microcomputer Components Data Book, second edition.

SN54S474 (J) SN74S474 (J, N)
(Redesignated TBP18SA46)
SN54S475 (J) SN74S475 (J, N)
(Redesignated TBP18SA46)
NC — No internal connection

TEXAS INSTRUMENTS


INCORPORATED

POST OFFICE BOX 225012 • DALLAS, TEXAS 75285

PIN ASSIGNMENTS (TOP VIEWS)

4-BIT SLICE PROCESSOR ELEMENTS

481




See Bipolar Microcomputer Components Data Book, second edition.

SN74LS481 (J)
SN74AS481 (J)

4-BIT SLICE EXPANDABLE CONTROL ELEMENTS

482

CASCADABLE TO N-BITS




SN64S482 (J)

SN74S482 (J, N)

See Bipolar Microcomputer Components Data Book, second edition.

DUAL DECADE COUNTERS

490



SN64490 (J, W)

SN74490 (J, N)

SN64LS490 (J, W) SN74LS490 (J, N)

See page 7-520

TEXAS INSTRUMENTS
INCORPORATED


POST OFFICE BOX 228012 • DALLAS, TEXAS 75285

PIN ASSIGNMENTS (TOP VIEWS)

VOLTAGE-CONTROLLED OSCILLATORS

624

TWO-PHASE OUTPUTS
ENABLE CONTROL
RANGE CONTROL



See page 7-460


SN64LS624 (J, W)

SN74LS624 (J, N)

DUAL VOLTAGE-CONTROLLED OSCILLATORS

625

TWO-PHASE OUTPUTS



See page 7-460


SN64LS625 (J, W)

SN74LS625 (J, N)

DUAL VOLTAGE-CONTROLLED OSCILLATORS

626

TWO-PHASE OUTPUTS
ENABLE CONTROL



See page 7-460

SN64LS626 (J, W)

SN74LS626 (J, N)


TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 228012 • DALLAS, TEXAS 75285

PIN ASSIGNMENTS (TOP VIEWS)

DUAL VOLTAGE-CONTROLLED OSCILLATORS

627




SN54LS627 (J, W) SN74LS627 (J, N)

See page 7-460

VOLTAGE-CONTROLLED OSCILLATORS

628

TWO-PHASE OUTPUTS
ENABLE CONTROL
RANGE CONTROL
EXTERNAL TEMPERATURE COMPENSATION




SN54LS628 (J, W) SN74LS628 (J, N)

See page 7-460

DUAL VOLTAGE-CONTROLLED OSCILLATORS

629

ENABLE CONTROL
RANGE CONTROL



SN54LS629 (J, W) SN74LS629 (J, N)

See page 7-460

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 228012 • DALLAS, TEXAS 75285

PIN ASSIGNMENTS (TOP VIEWS)


16-BIT ERROR DETECTION/CORRECTION CIRCUITS

630

3-STATE OUTPUTS

631

OPEN-COLLECTOR OUTPUTS




SN54LS630 (J) SN74LS630 (N)
SN54LS631 (J) SN74LS631 (N)

See page 7-465

4-BY-4 REGISTER FILES

670

3-STATE OUTPUTS
SIMULTANEOUS READ/WRITE
EXPANDABLE TO 1024 WORDS



SN54LS670 (J, W) SN74LS670 (J, N)

See page 7-526

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 228012 • DALLAS, TEXAS 75285